INTRODUCTION
Ultra-thin SOI devices have been recognized as an alternative device structure to the bulk CMOS devices due to the several advantageous characteristics such as lower leakage current, better short channel immunity and less parasitic capacitance [1] . To maximize the usability of the device, this work demonstrates the device simulation based performance comparison of ultra-thin FD-SOI Inversion-, Intrinsic and Accumulation-Mode MOSFETs in terms of their current drivability and subthreshold scalability for various gate length (L gate ), SOI layer thickness (t SOI ) and wide range of SOI dopant concentration (N SOI ). In addition, performance comparison is extended to the poly-Si gate electrode process for Accumulation-Mod and InversionMode MOSFETs with regards to the poly-depletion effect. Fig. 1 shows the schematic view of the device structure used in this work. Dopant profiles of Source and Drain are abrupt to the channel region. In this work, Inversion-, Intrinsic-and Accumulation-Mode MOSFETs are defined as follows. Inversion-:
SIMULATION CONDITIONS
SOI layer is doped with the opposite impurity type from Source/Drain regions. Intrinsic-:
SOI layer is undoped. Accumulation-: SOI layer is doped with the same impurity type as Source/Drain regions [2] [3] . Simulation condition in the first part of this work assumes that workfunction of the gate electrode metal is tunable. In this work, the mobility model that depends on the impurity concentration and temperature is used for low electric field region [4] , as well as the universal mobility relationship for Si(100) surface orientation is used for the inversion and accumulation layers [5] . Saturation velocity for electron is set to 1.0x10 7 cm/sec. Contact resistance at Source and Drain terminals are neglected to focus this study on the comparison of the intrinsic device performances. A 2D device simulator: ATLAS is used for the simulation.
RESULTS AND DISCUSSIONS

A. Effect of SOI layer dopant concentration and types
Firstly, subthreshold scalability is analyzed with regards to the N SOI and t SOI . Figs. 2 (a-c) show the threshold voltage roll off characteristics from a long channel devices at V ds =1 V for various N SOI and t SOI , respectively. The results show that subthreshold scalability is better for Inversion-, Intrinsic-and Accumulation-Mode MOSFETs, in that order for thicker t SOI . However for thin t SOI such as below 10 nm, the subthreshold scalabilities are better for thinner t SOI and become comparable for various dopant concentrations for both impurity types [6] .
Figs. 3 (a-b) show the electric field intensity in the gate insulator (E i ) and in Silicon at the front interface (E eff ) as functions of gate voltage (V gs ) for Inversion-, Intrinsic-and Accumulation-Mode nMOSFETs. The result shows that the E i and E eff are smaller for Accumulation-, Intrinsic-and Inversion-Mode MOSFETs in that orders for a given V gs . This result indicates that if a same gate overdrive voltage is applied, immunities to reliability issues that relate to the E i , such as bias and temperature instability and time dependent dielectric breakdown, would be improved for Accumulation-Mode MOSFETs compared to Intrinsic-or Inversion-Mode MOSFETs. Moreover, Drain current drivability is improved for Accumulation-Mode MOSFETs if a same E i is allowed for these devices. Fig. 4 shows the saturation drain current (I dsat ) as function of t SOI for various dopant conditions when the allowable E i is set to 6.0 MV/cm. I dsat is improved for Accumulation-Mode MOSFETs especially when t SOI is thick. Therefore, by optimizing the t SOI and N SOI for Accumulation-Mode MOSFETs, performance of ultra-thin FD-SOI can be maximized with maintaining the subthreshold scalability.
B. Implementation to the poly-Si gate electrode process
Poly-Si gate electrode device structure is introduced to compare the device performance for the further scaling with the conventional poly-Si gate electrode process including the consideration of poly-Si depletion effect. Inversion-and Accumulation-Mode nMOSFETs are structured as follows. n+-poly-Si is used for the gate electrode of the Inversion-Mode nMOSFET, and p+-polySi is used for the gate electrode of the Accumulation-Mode nMOSFET. . Fig. 1 Sehcmatic of the FD-SOI MOSFET structure for the simulation [6] . 
